

FIG. 1




FIG. 2




FIG. 3




FIG. 6A




FIG. 6B




FIG. 4a




FIG. 4b




FIG. 4c




FIG. 4d





FIG. 4e

FIG. 4f






FIG. 4g




FIG. 4h

```

TEMPLATE < libray name > < model name >
    MEM_TYPE < SYNC/ASync >;
    NUM_OF_PORT <constant >;
    TYPE PORT
        ....
    END TYPE
    BEGIN PORT < port name >
        IF WRITE
            READ AT PORT < port name >;
        END IF
        DEFINE SIGNAL
            ....
        END DEFINE
        FTYPE ....
        BEGIN TTYPE
            ....
        END TTYPE
        BEGIN < cycle name >
            ....
        END < cycle name >
        BEGIN BEHAVIOR
            ....
        END BEHAVIOR
    END PORT
END TEMPLATE

```

Diagram illustrating the structure of a TEMPLATE, showing the sequence of statements and their corresponding line numbers (indicated by brackets on the right):

- 51: TEMPLATE < libray name > < model name >
- MEM_TYPE < SYNC/ASync >;
- NUM_OF_PORT <constant >;
- TYPE PORT
-
- END TYPE
- BEGIN PORT < port name >
- IF WRITE
- 61: READ AT PORT < port name >;
- END IF
- DEFINE SIGNAL
- 62:
- END DEFINE
- FTYPE
- 63:
- BEGIN TTYPE
- 64:
- END TTYPE
- BEGIN < cycle name >
- 65:
- END < cycle name >
- BEGIN BEHAVIOR
- 66:
- END BEHAVIOR
- END PORT
- END TEMPLATE

FIG. 5




FIG. 7







FIG. 8










FIG. 12




FIG. 13




FIG. 14